Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ICS345RP View Datasheet(PDF) - Integrated Circuit Systems

Part Name
Description
MFG CO.
ICS345RP
ICST
Integrated Circuit Systems ICST
'ICS345RP' PDF : 7 Pages View PDF
1 2 3 4 5 6 7
ICS345
Triple PLL Field Programmable SS VersaClock Synthesizer
Description
The ICS345 field programmable clock synthesizer
generates up to nine high-quality, high-frequency clock
outputs including multiple reference clocks from a
low-frequency crystal or clock input. It is designed to
replace crystals and crystal oscillators in most
electronic systems.
Using ICS’ VersaClockTM software to configure PLLs
and outputs, the ICS345 contains a One-Time
Programmable (OTP) ROM to allow field
programmability. Programming features include eight
selectable configuration registers, up to two sets of four
low-skew outputs, and optional Spread Spectrum
outputs.
Using Phase-Locked Loop (PLL) techniques, the
device runs from a standard fundamental mode,
inexpensive crystal, or clock. It can replace multiple
crystals and oscillators, saving board space and cost.
The ICS345 is also available in factory programmed
custom versions for high-volume applications.
Features
Packaged as 20-pin SSOP (QSOP)
Spread spectrum capability
Eight addressable registers
Replaces multiple crystals and oscillators
Output frequencies up to 200 MHz at 3.3 V
Input crystal frequency of 5 to 27 MHz
Input clock frequency of 2 to 50 MHz
Up to nine reference outputs
Up to two sets of four low-skew outputs
Operating voltages of 3.3 V
Advanced, low-power CMOS process
For one output clock, use the ICS341. For two output
clocks, see the ICS342. For three output clocks, see
the ICS343. For more than three outputs, see the
ICS345 or ICS348.
Available in Pb (lead) free packaging
Block Diagram
3
S2:S0
OTP
ROM
w ith
PLL
V a lu e s
Crystal or
clock input
X1/ICLK
X2
Crystal
O s c illa to r
External capacitors are
required with a crystal input.
VDD 3
PLL1 with
Spread
S p e c tru m
PLL2
PLL3
Divide
Logic
and
O u tp u t
E n ab le
Control
GND 2
PDTS
CLK1
CLK2
CLK3
CLK4
CLK5
CLK6
CLK7
CLK8
CLK9
MDS 345 D
1
Revision 090704
Integrated Circuit Systems, Inc. 525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]