ICS9250-27 View Datasheet(PDF) - Integrated Circuit Systems
Part Name
Description
MFG CO.
ICS9250-27
Integrated Circuit Systems
'ICS9250-27' PDF : 14 Pages View PDF
ICS9250-27
Byte 4: Reserved Register
(1 = enable, 0 = disable)
Bit Pin#
Name
Bit 7 - Reserved
Bit 6 - Reserved
Bit 5 - Reserved
Bit 4 - Reserved
Bit 3 - Reserved
Bit 2 - Reserved
Bit 1 - Reserved
Bit 0 - Reserved
PWD Description
0 (Active/Inactive)
0 (Active/Inactive)
0 (Active/Inactive)
0 (Active/Inactive)
0 (Active/Inactive)
0 (Active/Inactive)
0 (Active/Inactive)
0 (Active/Inactive)
Byte 5: Reserved Register
(1 = enable, 0 = disable)
Bit Pin#
Name
Bit 7 - Reserved
Bit 6 - Reserved
Bit 5 - Reserved
Bit 4 - Reserved
Bit 3 - Reserved
Bit 2 - Reserved
Bit 1 - Reserved
Bit 0 - Reserved
PWD Description
0 (Active/Inactive)
0 (Active/Inactive)
0 (Active/Inactive)
0 (Active/Inactive)
0 (Active/Inactive)
0 (Active/Inactive)
0 (Active/Inactive)
0 (Active/Inactive)
Notes:
1. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be
configured at power-on and are not expected to be configured during the normal modes of operation.
2. PWD = Power on Default
Group Timing Relationship Table1
Group
CPU 66MHz
CPU 100MHz
CPU 133MHz
CPU 133MHz
SDRAM 100MHz SDRAM 100MHz SDRAM 100MHz SDRAM 133MHz
Offset Tolerance Offset Tolerance Offset Tolerance Offset Tolerance
CPU to SDRAM 2.5ns 500ps 5.0ns 500ps 0.0ns 500ps 3.75ns 500ps
CPU to 3V66 7.5ns 500ps 5.0ns 500ps 0.0ns 500ps 0.0ns 500ps
SDRAM to 3V66 0.0ns 500ps 0.0ns 500ps 0.0ns 500ps 3.75ns 500ps
3V66 to PCI 1.5-3.5ns N/A 1.5-3.5ns N/A 1.5-3.5ns N/A 1.5 -3.5ns N/A
IOAPIC to PCI 0.0ns
1.0ns
0.0ns
1.0ns
0.0ns
1.0ns
0.0ns
1.0ns
USB & DOT Asynch N/A Asynch N/A Asynch N/A Asynch N/A
6
Share Link: 