LH28F040SUT-Z4 View Datasheet(PDF) - Sharp Electronics
Part Name
Description
MFG CO.
'LH28F040SUT-Z4' PDF : 32 Pages View PDF
4M (512K × 8) Flash Memory
LH28F040SUTD-Z4
START
READ COMPATIBLE
STATUS REGISTER
CSR.7 = 0
1
WRITE FBH
WRITE DATA/A0
WRITE
DATA/ADDRESS
READ COMPATIBLE
STATUS REGISTER
0
CSR.7 =
1
1 (NOTE)
CSR.4, 5 =
0
BUS
OPERATION
COMMAND
COMMENTS
Read
Write
2-Byte
Write
Q = CSRD
Toggle BE0, BE1 or OE
to update CSRD.
1 = WSM Ready
0 = WSM Busy
D = FBH
A=X
Write
D = WD
A0 = 0 loads low byte
of Data Register.
A0 = 1 loads high byte
of Data Register.
Other Addresses = X
Write
D = WD
A = WA
Internally, A0 is automatically
complemented to load the
alternate byte location of the
Data Register.
Read
Q = CSRD
Toggle BE0, BE1 or OE
to update CSRD.
1 = WSM Ready
0 = WSM Busy
NOTE:
If CSR.4, 5 is set, as it is command sequence error,
should be cleared before further attempts are initiated.
CSR Full Status Check can be done after each 2-Byte Write,
or after a sequence of 2-Byte Writes.
Write FFH after the last operation to reset device to read
array mode.
See Command Bus Cycle notes for description of codes.
ANOTHER YES
2-BYTE
WRITE
NO
OPERATION COMPLETE
Figure 9. Two-Byte Serial Writes with Compatible Status Registers
28F040SUZ4-9
15
Share Link: 
