LH543621 View Datasheet(PDF) - Sharp Electronics
Part Name
Description
MFG CO.
'LH543621' PDF : 57 Pages View PDF
LH543611/21
512 x 36 x 2/1024 x 36 x 2 BiFIFOs
AC ELECTRICAL CHARACTERISTICS 1 (VCC = 5 V Β± +10%, TA = 0Β°C to 70Β°C)
SYMBOL
DESCRIPTION
β18
β20
β25
β30
β35
UNITS
MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX
fCC
Clock Cycle Frequency
β 55 β 50 β 40 β 33 β 28.5 MHz
tCC
Clock Cycle Time
18 β 20 β 25 β 30 β 35 β ns
tCH
Clock HIGH Time
7 β 8 β 10 β 12 β 15 β ns
tCL
Clock LOW Time
7 β 8 β 10 β 12 β 15 β ns
tDS
Data Setup Time
7.5 β 7.5 β 9 β 10 β 12 β ns
tDH
Data Hold Time
0.5 β 0.5 β 0.5 β 0.5 β 0.5 β ns
tES
Enable Setup Time
5.5 β 5.5 β 7.5 β 8.5 β 10.5 β ns
tEH
Enable Hold Time
0.5 β 0.5 β 0.5 β 0.5 β 0.5 β ns
tRWS Read/Write Setup Time
5.5 β 5.5 β 7.5 β 8.5 β 10.5 β ns
tRWH Read/Write Hold Time
0.5 β 0.5 β 0.5 β 0.5 β 0.5 β ns
tRQS
Request Setup Time
5.5 β 5.5 β 7.5 β 8.5 β 10.5 β ns
tRQH
tAS
tAH
Request Hold Time
Address Setup Time 2
Address Hold Time 2
0.5 β 0.5 β 0.5 β 0.5 β 0.5 β ns
7.5 β 7.5 β 9 β 10 β 12 β ns
0.5 β 0.5 β 0.5 β 0.5 β 0.5 β ns
tWSS
tWSH
Width Select Setup Time
Width Select Hold Time 3
5.5 β 5.5 β 7.5 β 8.5 β 10.5 β ns
0.5 β 0.5 β 0.5 β 0.5 β 0.5 β ns
tA
Data Output Access Time
β 13 β 13.8 β 16 β 20 β 25 ns
tACK
Acknowledge Access Time
β 9.5 β 9.5 β 13 β 16 β 18 ns
tOH
Output Hold Time
4 β 4 β 4 β 4 β 4 β ns
tZX
Output Enable Time, OE LOW to
D0 β D35 Low-Z 3
1.5
β
1.5
β
2
β
3
β
3
β
ns
tXZ
Output Disable Time, OE HIGH
to D0 β D35 High-Z 3
β
9
β
9
β 12 β 15 β 20 ns
tEF
Clock to EF Flag Valid
β 14 β 14.5 β 19 β 22 β 27 ns
tFF
Clock to FF Flag Valid
β 14 β 14.5 β 19 β 22 β 27 ns
tHF
Clock to HF Flag Valid
β 14 β 14.5 β 19 β 22 β 27 ns
tAE
Clock to AE Flag Valid
β 14.5 β 15 β 19 β 22 β 27 ns
tAF
Clock to AF Flag Valid
β 14.5 β 15 β 19 β 22 β 27 ns
tMBF
Clock to MBF Flag Valid
β 10 β 10 β 13 β 18 β 23 ns
tPF
Data to Parity Flag Valid 4
β 14 β 14 β 17 β 20 β 25 ns
tRS
Reset/Retransmit Pulse Width 5 18 β 20 β 25 β 30 β 35 β ns
tRSS
Reset/Retransmit Setup Time 6 15 β 16 β 20 β 25 β 30 β ns
tRSH
Reset/Retransmit Hold Time 6
7.2 β 8 β 10 β 15 β 20 β ns
tRF
Reset LOW to Flag Valid
tFRL
First Read Latency 7
tFWL
First Write Latency 8
β 21 β 21 β 25 β 30 β 35 ns
18 β 20 β 25 β 30 β 35 β ns
18 β 20 β 25 β 30 β 35 β ns
tBS
Bypass Data Setup
8.5 β 8.5 β 10 β 13 β 15 β ns
tBH
Bypass Data Hold
2 β 2 β 3 β 4 β 5 β ns
tBA
Bypass Data Access
β 15.5 β 16 β 18 β 23 β 28 ns
tSKEW1 Skew Time Read-to-Write Clock 14 β 14.5 β 19 β 22 β 27 β ns
tSKEW2 Skew Time Write-to-Read Clock 14 β 14.5 β 19 β 22 β 27 β ns
NOTES:
1. Timing measurements performed at βAC Test Conditionβ levels.
2. tAS, tAH address setup times and hold times need only be satisfied at clock edges which occur while the corresponding enables are being as-
serted.
3. Values are guaranteed by design; not currently production tested.
4. Measured with Parity Flag operating in flowthrough mode.
5. When CKA or CKB is enabled; tRS = tRSS + tCH + tRSH.
6. tRSS and/or tRSH need not be met unless a rising edge of CKA occurs while ENA is being asserted, or else a rising edge of CKB occurs while
ENB is being asserted.
7. tFRL is the minimum first-write-to-first-read delay, following an empty condition, which is required to assure valid read data.
8. tFWL is the minimum first-read-to-first-write delay, following a full condition, which is required to assure successful writing of data.
10
Share Link: 
