LP62S1024BX-55LLT View Datasheet(PDF) - AMIC Technology

Part Name

Description

MFG CO.

LP62S1024BX-55LLT

128K X 8 BIT LOW VOLTAGE CMOS SRAM

AMIC Technology 

Prev 11 12 13 14 15 16 17 18

AC Test Conditions

Input Pulse Levels

Input Rise and Fall Time

Input and Output Timing Reference Levels

Output Load

LP62S1024B-T Series

0.4V to 2.4V

5 ns

1.5V

See Figures 1 and 2

TTL

TTL

CL

30pF

CL

5pF

* Including scope and jig.

* Including scope and jig.

Figure 1. Output Load

Figure 2. Output Load for tCLZ1,

tCLZ2, tOHZ, tOLZ, tCHZ1,

tCHZ2, tWHZ, and tOW

Data Retention Characteristics (TA = -25°C to 85°C)

Symbol

VDR1

VDR2

Parameter

VCC for Data Retention

Min.

2.0

2.0

Max.

3.6

3.6

Unit

Conditions

V

CE1 ≥ VCC - 0.2V

V

CE2 ≤ 0.2V,

ICCDR1

Data Retention Current

ICCDR2

-

1*

-

1*

tCDR

Chip Disable to Data Retention Time

0

-

tR

Operation Recovery Time

5

-

* LP62S1024B-55LLT/70LLT ICCDR: max. 1µA at TA = 0°C to + 40°C

VCC = 2V,

µA

CE1 ≥ VCC - 0.2V,

VIN ≥ 0V

VCC = 2V,

µA

CE2 ≤ 0.2V,

VIN ≥ 0V

ns

See Retention Waveform

ms

(August, 2004, Version 1.2)

10

AMIC Technology, Corp.

Share Link: