LP62S2048AX-70LLT View Datasheet(PDF) - AMIC Technology

Part Name

Description

MFG CO.

LP62S2048AX-70LLT

256K X 8 BIT LOW VOLTAGE CMOS SRAM

AMIC Technology 

Prev 11 12 13 14 15 16 17

AC Test Conditions

Input Pulse Levels

Input Rise and Fall Time

Input and Output Timing Reference Levels

Output Load

0.4V to 2.4V

5 ns

1.5V

See Figures 1 and 2

LP62S2048A-T Series

TTL

TTL

CL

30pF

CL

5pF

* Including scope and jig.

* Including scope and jig.

Figure 1. Output Load

Data Retention Characteristics (TA = -25°C to 85°C)

Figure 2. Output Load for tCLZ1,

tCLZ2, tOHZ, tOLZ, tCHZ1,

tCHZ2, tWHZ, and tOW

Symbol

VDR1

Parameter

VDR2

VCC for Data Retention

Min.

2.0

2.0

Max.

3.6

3.6

Unit

Conditions

V

CE1 ≥ VCC - 0.2V

V

CE2 ≤ 0.2V,

ICCDR1

Data Retention Current

ICCDR2

VCC = 2.0V,

-

5**

µA

CE1 ≥ VCC - 0.2V,

VIN ≥ 0V

VCC = 2.0V,

-

5**

µA

CE2 ≤ 0.2V,

VIN ≥ 0V

tCDR

Chip Disable to Data Retention Time

0

tR

Operation Recovery Time

tRC

tVR

VCC Rising Time from Data Retention Voltage

5

to Operating Voltage

-

ns

-

ns

See Retention Waveform

-

ms

** LP62S2048A-55LLT/70LLT ICCDR: max. 1µA at TA = 0°C to + 40°C

(August, 2004, Version 1.2)

10

AMIC Technology, Corp.

Share Link: