LPC47B27X View Datasheet(PDF) - SMSC -> Microchip

Part Name

Description

MFG CO.

LPC47B27X

100 Pin Enhanced Super I/O Controller with LPC Interface

SMSC -> Microchip 

Prev 51 52 53 54 55 56 57 58 59 60 Next

FDC SWAP BIT

The FDC_SWAP bit in the FDD Mode Register (configuration register 0xF0) can be used to swap Drive 0 and Drive 1.

The FDC_SWAP is defined as follows:

Bit[4] FDC_SWAP

0 = Do Not Swap (default)

1 = Swap Drive 0 (nDS, nMTR pins) with Drive 1 (nDS, nMTR pins)

SMSC LPC47B27x

- 54 -

DATASHEET

Rev. 04-17-07

Share Link: