LPC47M14X View Datasheet(PDF) - SMSC -> Microchip
Part Name
Description
MFG CO.
'LPC47M14X' PDF : 205 Pages View PDF
NAME
GP5
Default = 0x00
on VTR POR
Bit 3 is reset on VCC
POR, Hard Reset
and VTR POR
GP6
Default = 0x00
on VTR POR
N/A
N/A
N/A
INT_GEN1
Default = 0xFF
on VCC POR and
HARD RESET
REG OFFSET
(hex)
4F
(R/W)
50
(R/W)
51
(R)
52
(R)
53
(R)
54
(R/W)
DESCRIPTION
General Purpose I/0 Data Register 5
Bit[0] GP50
Bit[1] GP51
Bit[2] GP52
Bit[3] GP53
Bit[4] GP54
Bit[5] GP55
Bit[6] GP56
Bit[7] GP57
General Purpose I/0 Data Register 6
Bit[0] GP60
Bit[1] GP61
Bit[7:2] Reserved
Reserved – reads return 0
Reserved – reads return 0
Reserved – reads return 0
Interrupt Generating Register 1 (Note 8)
0=Corresponding Interrupt frame driven low in the SER
IRQ stream. This must be enabled through the INT_G
Configuration Register.
Bit[0] Reserved
Bit[1] nINT1
Bit[2] nINT2
Bit[3] nINT3
Bit[4] nINT4
Bit[5] nINT5
Bit[6] nINT6
Bit[7] nINT7
INT_GEN2
Default = 0xFF
on VCC POR and
HARD RESET
55
(R/W)
Note: To enable/disable this register see Logical
Device A (0xF1)
Interrupt Generating Register 2 (Note 8)
0=Corresponding Interrupt frame driven low in the SER
IRQ stream. This must be enabled through the INT_G
Configuration Register.
Bit[0] nINT8
Bit[1] nINT9
Bit[2] nINT10
Bit[3] nINT11
Bit[4] nINT12
Bit[5] nINT13
Bit[6] nINT14
Bit[7] nINT15
Note: To enable/disable this register see Logical
Device A (0xF1)
SMSC DS – LPC47M14X
Page 147
Rev. 03/19/2001
Share Link: 
