LPC47M192 View Datasheet(PDF) - SMSC -> Microchip

Part Name

Description

MFG CO.

LPC47M192

LPC Super I/O with Hardware Monitoring Block

SMSC -> Microchip 

Prev 11 12 13 14 15 16 17 18 19 20 Next

4 DESCRIPTION OF PIN FUNCTIONS

QFP PIN#

53, 65,93

18

44

7, 31, 60,76

40

6

19

23:20

24

25

26

27

29

30

51

52

54

55

16

11

NAME

VCC

VTR

VREF

VSS

AVSS

CLOCKI32

CLOCKI

LAD[3:0]

LFRAME#

LDRQ#

PCI_RESET#

LPCPD#

PCI_CLK

SER_IRQ

GP30/

FAN_TACH2

GP31/

FAN_TACH1

GP32/

FAN2

GP33/

FAN1

nRDATA

nWGATE

DESCRIPTION

POWER PINS (10)

BUFFER

NAME

+3.3 Volt Supply Voltage

+3.3 Volt Standby Supply Voltage

Reference Voltage

Ground

Analog Ground

CLOCKS (2)

32.768kHz Trickle Clock Input

IS

14.318MHz Clock Input

IS

PROCESSOR/HOST LPC INTERFACE (10)

Active high LPC I/O used for multiplexed

command, address and data bus.

Active low input indicates start of new cycle

and termination of broken cycle.

Active low output used for encoded

DMA/Bus Master request for the LPC

interface.

Active low input used as LPC Interface

Reset.

Active low input Power Down signal indicates

that the LPC47M192 should prepare for

power to be shut-off on the LPC interface.

PCI clock input.

Serial IRQ pin used with the PCI_CLK pin

to transfer LPC47M192 interrupts to the

host.

FAN CONTROL (4)

PCI_IO

PCI_I

PCI_O

PCI_I

PCI_I

PCI_ICLK

PCI_IO

General Purpose I/O. GPIO can be IO8

configured as an Open-Drain Output.

/Fan Tachometer 2 Input

General Purpose I/O. GPIO can be IO8

configured as an Open-Drain Output.

/Fan Tachometer 1 Input

General Purpose I/O

/Fan Speed Control 2 Output

Both functions can be configured as Open-

Drain Output.

General Purpose I/O

/Fan Speed Control 1 Output

Both functions can be configured as Open-

Drain Output.

FDD INTERFACE (14)

IO12

IO12

Raw serial bit stream from the disk drive, low IS

active. Each falling edge represents a flux

transition of the encoded data.

Write Gate Output. This active low high O12

current driver allows current to flow through

the write head. It becomes active just prior

to writing to the diskette. Can be configured

as an Open-Drain Output.

PWR

WELL

VTR

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

VCC

NOTES

1

2

1

3

4

5

5

5, 6

5, 6

SMSC DS – LPC47M192

Page 12

DATASHEET

Rev. 03/30/05

Share Link: