LRS13023 View Datasheet(PDF) - Sharp Electronics

Part Name

Description

MFG CO.

LRS13023

Stacked Chip 8M Flash and 1M SRAM

Sharp Electronics 

Prev 31 32 33 34 35 36 37 38 39 40 Next

SHARI=

LRS13023

31

.2.1 AC INPUT/OUTPUT

TEST CONDITIONS

~~~z2~~~~

AC test inputs are driven at 2.7V for a Logic’l” and O.OV for a Logic “0.” Input timing begins, and output timing ends, at 1.35V.

Input rise and fall times (10% to 90%) cl0 ns.

Figure 10. Transient InputjOutput Reference Waveform for V,-=2.7V-3.6V

13

lN914

-c

Test Configuration Capacitance Loading Value

Test Configuration

C, ,(pF)

Vo=2.7V-3.6V

so

CL Includes Jig

Capacitance

Figure 11. Transient Equivalent Testing Load

Circuit

Share Link: