Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

LT1424-9 View Datasheet(PDF) - Linear Technology

Part Name
Description
MFG CO.
'LT1424-9' PDF : 16 Pages View PDF
Prev 11 12 13 14 15 16
LT1424-9
APPLICATIONS INFORMATION
Total power dissipation of the die is the sum of supply
current times supply voltage plus switch power:
PD(TOTAL) = (IIN • VIN) + PSW
FREQUENCY COMPENSATION
Loop frequency compensation is performed by connect-
ing a capacitor from the output of the error amplifier (VC
pin) to ground. An additional series resistor, often
required in traditional current mode switcher controllers
is usually not required; and can even prove detrimental.
The phase margin improvement traditionally offered by
this extra resistor will usually be already accomplished by
the nonzero secondary circuit impedance, which adds a
“zero” to the loop response.
In further contrast to traditional current mode switchers,
VC pin ripple is generally not an issue with the LT1424-9.
The dynamic nature of the clamped feedback amplifier
forms an effective track/hold type response, whereby the
VC voltage changes during the flyback pulse, but is then
“held” during the subsequent “switch ON” portion of the
next cycle. This action naturally holds the VC voltage
stable during the current comparator sense action (cur-
rent mode switching).
PCB LAYOUT CONSIDERATIONS
For maximum efficiency, switch rise and fall times are
made as short as practical. To prevent radiation and high
frequency resonance problems, proper layout of the com-
ponents connected to the IC is essential, especially the
power paths (primary and secondary). B field (magnetic)
radiation is minimized by keeping output diode, switch pin
and output bypass capacitor leads as short as possible. E
field radiation is kept low by minimizing the length and
area of all traces connected to the switch pin. A ground
plane should always be used under the switcher circuitry
to prevent interplane coupling.
The high speed switching current paths are shown sche-
matically in Figure 1. Minimum lead length in these paths
are essential to ensure clean switching and minimal EMI.
The path containing the input capacitor, transformer pri-
mary, output switch, the path containing the transformer
secondary, output diode and output capacitor are the only
ones containing nanosecond rise and fall times. Keep
these paths as short as possible.
VOUT
HIGH
VIN
HIGH
FREQUENCY
CIRCULATING
FREQUENCY
CIRCULATING
PATH
ISOLATED
LOAD
PATH
F
1424 F01
Figure 1
sn14249 14249fs
13
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]