Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

LTC2282IUP View Datasheet(PDF) - Linear Technology

Part Name
Description
MFG CO.
LTC2282IUP
Linear
Linear Technology Linear
'LTC2282IUP' PDF : 24 Pages View PDF
1 2 3 4 5 6 7 8 9 10 Next
LTC2282
POWER REQUIREMENTS The denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 8)
SYMBOL
PARAMETER
CONDITIONS
MIN TYP MAX UNITS
VDD
OVDD
IVDD
PDISS
PSHDN
PNAP
Analog Supply Voltage
Output Supply Voltage
Supply Current
Power Dissipation
Shutdown Power (Each Channel)
Nap Mode Power (Each Channel)
(Note 9)
(Note 9)
Both ADCs at fS(MAX)
Both ADCs at fS(MAX)
SHDN = H, OE = H, No CLK
SHDN = H, OE = L, No CLK
l 2.85
3
3.4
V
l 0.5
3
3.6
V
l
180 210
mA
l
540 630
mW
2
mW
15
mW
TIMING CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 4)
SYMBOL
PARAMETER
CONDITIONS
MIN TYP MAX UNITS
fs
Sampling Frequency
tL
CLK Low Time
(Note 9)
Duty Cycle Stabilizer Off (Note 7)
Duty Cycle Stabilizer On (Note 7)
l
1
105
MHz
l 4.5
4.76 500
ns
l
3
4.76 500
ns
tH
CLK High Time
Duty Cycle Stabilizer Off (Note 7)
Duty Cycle Stabilizer On (Note 7)
l 4.5
4.76 500
ns
l
3
4.76 500
ns
tAP
Sample-and-Hold Aperture Delay
tD
CLK to DATA Delay
CL = 5pF (Note 7)
tMD
MUX to DATA Delay
CL = 5pF (Note 7)
Data Access Time After OE
CL = 5pF (Note 7)
BUS Relinquish Time
(Note 7)
0
ns
l 1.4
2.7
5.4
ns
l 1.4
2.7
5.4
ns
l
4.3
10
ns
l
3.3
8.5
ns
Pipeline Latency
5
Cycles
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All voltage values are with respect to ground with GND and OGND
wired together (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above VDD, they
will be clamped by internal diodes. This product can handle input currents
of greater than 100mA below GND or above VDD without latchup.
Note 4: VDD = 3V, fSAMPLE = 105MHz, input range = 2VP-P with differential
drive, unless otherwise noted.
Note 5: Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 6: Offset error is the offset voltage measured from –0.5 LSB when
the output code flickers between 0000 0000 0000 and 1111 1111 1111.
Note 7: Guaranteed by design, not subject to test.
Note 8: VDD = 3V, fSAMPLE = 105MHz, input range = 1VP-P with differential
drive. The supply current and power dissipation are the sum total for both
channels with both channels active.
Note 9: Recommended operating conditions.
2282fb
5
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]