LTC3204 View Datasheet(PDF) - Linear Technology

Part Name

Description

MFG CO.

LTC3204

Low Noise Regulated Charge Pump in 2 × 2 DFN

Linear Technology 

1 2 3 4 5 6 7 8 9 10 Next

LTC3204-3.3/LTC3204-5/

LTC3204B-3.3/LTC3204B-5

PI FU CTIO S

GND (Pin 1, 7): Ground. These pins should be tied to a

ground plane for best performance. The exposed pad must

be soldered to PCB ground to provide electrical contact

and optimum thermal performance.

VIN (Pin 2): Input Supply Voltage. VIN should be bypassed

with a 1µF to 4.7µF low ESR ceramic capacitor.

VOUT (Pin 3): Regulated Output Voltage. VOUT should be

bypassed with a low ESR ceramic capacitor providing at

least 2µF of capacitance as close to the pin as possible

for best performance.

C+ (Pin 4): Flying Capacitor Positive Terminal.

C– (Pin 5): Flying Capacitor Negative Terminal.

SHDN (Pin 6): Active Low Shutdown Input. A low on

S H D N disablestheLTC3204-3.3/LTC3204-5/LTC3204B-3.3/

LTC3204B-5. This pin must not be allowed to float.

BLOCK DIAGRA

VOUT 3

SOFT-START

AND

SWITCH CONTROL

6 SHDN

1.2MHz

OSCILLATOR

VIN 2

CHARGE

PUMP

1, 7

GND

4 C+

5 C–

3204 BD

3204fa

6

Share Link: