Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

LTC4310 View Datasheet(PDF) - Linear Technology

Part Name
Description
MFG CO.
LTC4310
Linear
Linear Technology Linear
'LTC4310' PDF : 20 Pages View PDF
LTC4310-1/LTC4310-2
Package Description
(R1e0f-eLreenacd(eR1PLe0Tlf-aeCLDrseeDDtniaWccPdeGDaPLFc#TlkNa0CaD5s(gD-3Dte0imWc8P-mGD1a6Fc#×9kN90a35(Rgm3-ee0mmv8-Cm)1)6×993Rmemv C) )
0.70 ±0.05
3.55 ±0.05
1.65 ±0.05
2.15 ±0.05 (2 SIDES)
PACKAGE
OUTLINE
0.25 ± 0.05
0.50
BSC
2.38 ±0.05
(2 SIDES)
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
R = 0.125
TYP
6
0.40 ± 0.10
10
PIN 1
TOP MARK
(SEE NOTE 6)
0.200 REF
3.00 ±0.10 1.65 ± 0.10
(4 SIDES) (2 SIDES)
PIN 1 NOTCH
R = 0.20 OR
0.35 × 45°
CHAMFER
0.75 ±0.05
(DD) DFN REV C 0310
5
1
0.25 ± 0.05
0.50 BSC
0.00 – 0.05
2.38 ±0.10
(2 SIDES)
BOTTOM VIEW—EXPOSED PAD
NOTE:
1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2).
CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
TOP AND BOTTOM OF PACKAGE
431012fa
17
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]