LXT310NE View Datasheet(PDF) - LevelOne
Part Name
Description
MFG CO.
'LXT310NE' PDF : 18 Pages View PDF
)XQFWLRQDO 'HVFULSWLRQ
)81&7,21$/ '(6&5,37,21
7KH /;7êìí LV D IXOO\ LQWHJUDWHG 3&0 WUDQVFHLYHU IRU
ìïèéé 0ESV õ7ìô DSSOLFDWLRQVï ,W DOORZV IXOOðGXSOH[ WUDQVð
PLVVLRQ RI GLJLWDO GDWD RYHU H[LVWLQJ WZLVWHGðSDLU LQVWDOODð
WLRQVï
7KH /;7êìí LQWHUIDFHV ZLWK WZR WZLVWHGðSDLU OLQHV õRQH
SDLU IRU WUDQVPLWñ RQH SDLU IRU UHFHLYHô WKURXJK VWDQGDUG
SXOVH WUDQVIRUPHUV DQG DSSURSULDWH UHVLVWRUVï
The figure on the front page of this section is a block dia-
gram of the LXT310. The transceiver may be controlled by
a microprocessor through the serial port (Host Mode), or by
individual pin settings (Hardware Mode). The jitter atten-
uator may be positioned in either the transmit or receive
path.
3RZHU 5HTXLUHPHQWV
The LXT310 is a low-power CMOS device. It operates
from a single +5 V power supply which can be connected
externally to both the transmitter and receiver. However,
the two inputs must be within ± .3 V of each other, and
decoupled to their respective grounds separately. Refer to
Application Information for typical decoupling circuitry.
Isolation between the transmit and receive circuits is pro-
vided internally.
,QLWLDOL]DWLRQ DQG 5HVHW 2SHUDWLRQV
8SRQ SRZHU XSñ WKH WUDQVFHLYHU LV KHOG VWDWLF XQWLO WKH
SRZHU VXSSO\ UHDFKHV DSSUR[LPDWHO\ ê 9ï 8SRQ FURVVLQJ
WKLV WKUHVKROGñ WKH GHYLFH EHJLQV D êë PV UHVHW F\FOH WR FDOð
LEUDWH WKH WUDQVPLW DQG UHFHLYH GHOD\ OLQHV DQG ORFN WKH
3KDVH /RFN /RRS WR WKH UHFHLYH OLQHï $ UHIHUHQFH FORFN LV
UHTXLUHG WR FDOLEUDWH WKH GHOD\ OLQHVï 7KH WUDQVPLWWHU UHIHUð
HQFH LV SURYLGHG E\ 7&/.ï 7KH FU\VWDO RVFLOODWRU SURYLGHV
WKH UHFHLYHU UHIHUHQFHï ,I WKH FU\VWDO RVFLOODWRU LV JURXQGHGñ
0&/. LV XVHG DV WKH UHFHLYHU UHIHUHQFH FORFNï
7KH WUDQVFHLYHU FDQ DOVR EH UHVHW IURP WKH +RVW RU +DUGð
ZDUH 0RGHï ,Q +RVW 0RGHñ UHVHW LV FRPPDQGHG E\ VLPXOð
WDQHRXVO\ ZULWLQJ RQHV WR 5/223 DQG //223ñ DQG D ]HUR
WR 7$26ï ,Q +DUGZDUH 0RGHñ UHVHW LV FRPPDQGHG E\
KROGLQJ 5/223 DQG //223 +LJK VLPXOWDQHRXVO\ IRU ëíí
QV ZKLOH KROGLQJ 7$26 /RZï ,Q HLWKHU PRGHñ UHVHW FOHDUV
DQG VHWV DOO UHJLVWHUV WR íï
5HFHLYHU
The twisted-pair input is received via a 1:1 transformer.
Recovered data is output at RPOS/RNEG (RDATA in un-
ipolar mode), and the recovered clock is output at RCLK.
Refer to Test Specifications for receiver timing.
The signal received at RPOS and RNEG is processed
through the receive equalizer. The Equalizer Gain Limit
(EGL) input determines the maximum gain that may be ap-
plied at the equalizer. When set Low, up to 36 dB of gain
may be applied.
:KHQ (*/ LV +LJKñ JDLQ LV OLPLWHG WR QR PRUH WKDQ ëç G%
SURYLGLQJ IRU LQFUHDVHG QRLVH PDUJLQ LQ VKRUWHU ORRS RSHUð
DWLRQï ,QVHUWLRQ ORVV RI WKH OLQH LQ æïè G% VWHSVñ DV LQGLFDWHG
E\ WKH UHFHLYH HTXDOL]HU VHWWLQJñ LV HQFRGHG LQ WKH /$71
RXWSXW DV VKRZQ LQ )LJXUH ëï
)LJXUH ëã /$71 3XOVH :LGWK (QFRGLQJ
5&/.
/$71
ì
ë
ê
é
è
/$71
/$71 é 5&/.ñ í G% RI $WWHQXDWLRQ
/$71 ê 5&/.ñ ëëïè G% RI $WWHQXDWLRQ
/$71 ë 5&/.ñ ìè G% RI $WWHQXDWLRQ
ì 5&/.ñ æïè G% RI $WWHQXDWLRQ
127(ã /$71 LV VWDEOH DQG YDOLG RQ WKH ULVLQJ HGJH RI 5&/.
êðè
L1
Share Link: 
