/;7êêë 'XDO 7ìî(ì /LQH ,QWHUIDFH 8QLW ZLWK &U\VWDOðOHVV -LWWHU $WWHQXDWLRQ
7DEOH ìçã /;7êêë 5HFHLYH 7LPLQJ &KDUDFWHULVWLFV õ6HH )LJXUH ìåô
3DUDPHWHU
6\P
0LQ 7\Sì 0D[ 8QLWV
7HVW &RQGLWLRQV
Receive clock period
DSX-1
W3:
èåê çéå æìê
QV
E1
W3:
éêä éåå èêæ
QV
Receive clock duty cycle
5&/.G éí
èí
çí
QV
Receive clock pulse width DSX-1 W3:+
ëèä êëé êåä
QV
High
E1
W3:+
ìäè ëéé ëäê
QV
Receive clock pulse width DSX-1 W3:/
ëèä êëé êåä
QV
Low
E1
W3:/
ìäè ëéé ëäê
QV
RPOS / RNEG to RCLK ris- DSX-1
W685
èí ëæé
¤
QV
ing setup time
E1
W685
èí ìäé
¤
QV
RCLK rising to RPOS /
RNEG hold time
DSX-1
W+5
èí ëæé
¤
QV
E1
W+5
èí ìäé
¤
QV
ì 7\SLFDO ILJXUHV DUH DW ëè ƒ& DQG DUH IRU GHVLJQ DLG RQO\â QRW JXDUDQWHHG DQG QRW VXEMHFW WR SURGXFWLRQ WHVWLQJï
Elastic store not in over-
flow or underflow.
7DEOH ìæã /;7êêë 0DVWHU &ORFN DQG 7UDQVPLW 7LPLQJ &KDUDFWHULVWLFV õ6HH )LJXUH ìäô
3DUDPHWHU
6\P
0LQ
7\Sì
0D[
8QLWV
Master clock frequency
DSX-1
0&/.
¤
ìïèéé
E1
0&/.
¤
ëïíéå
Master clock tolerance
0&/.W
¤
‘èí
Master clock duty cycle
0&/.G
éí
¤
Transmit clock frequency
DSX-1
7&/.
¤
ìïèéé
E1
7&/.
¤
ëïíéå
Transmit clock tolerance
7&/.W
¤
‘èí
Transmit clock duty cycle
7&/.G
ìí
¤
TPOS/TNEG to TCLK setup time
W687
èí
¤
TCLK to TPOS/TNEG Hold time
W+7
èí
¤
ì 7\SLFDO ILJXUHV DUH DW ëè ƒ& DQG DUH IRU GHVLJQ DLG RQO\â QRW JXDUDQWHHG DQG QRW VXEMHFW WR SURGXFWLRQ WHVWLQJï
¤
0+]
¤
0+]
¤
SSP
çí
ø
¤
0+]
¤
0+]
¤
SSP
äí
ø
¤
QV
¤
QV
L1
ëðìêè