M24512-x, M24256-Bx
Figure 11. Read mode sequences
Current
Address
Read
ACK
NO ACK
Dev sel
Data out
R/W
Device operation
Random
Address
Read
ACK
ACK
ACK
ACK
NO ACK
Dev sel *
Byte addr
Byte addr
Dev sel *
Data out
R/W
R/W
Sequential
Current
Read
Sequential
Random
Read
ACK
ACK
Dev sel
Data out 1
R/W
ACK
NO ACK
Data out N
ACK
ACK
ACK
ACK
ACK
Dev sel *
Byte addr
Byte addr
Dev sel *
Data out 1
R/W
R/W
ACK
NO ACK
Data out N
3.15
AI01105d
1. The seven most significant bits of the device select code of a Random Read (in the 1st and 4th bytes) must
be identical.
Acknowledge in Read mode
For all Read commands, the device waits, after each byte read, for an acknowledgment
during the 9th bit time. If the bus master does not drive Serial Data (SDA) Low during this
time, the device terminates the data transfer and switches to its Standby mode.
19/37