M24C02-DRMF3G View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
'M24C02-DRMF3G' PDF : 39 Pages View PDF
Instructions
M24C02-A125
4.1.1
Byte Write
After the device select code and the address byte, the bus master sends one data byte. If
the addressed location is Write-protected, by Write Control (WC) being driven high, the
device replies with NoAck on the received data byte, and the location is not modified (see
Figure 6). If, instead, the addressed location is not Write-protected, the device replies with
Ack. The bus master terminates the transfer by generating a Stop condition, as shown in
Figure 5.
Figure 5. Write mode sequences with WC = 0 (data write enabled)
7#
!#+
!#+
!#+
"YTE 7RITE
$EV 3ELECT
"YTE ADDRESS
$ATA IN
27
7#
0AGE 7RITE
7# CONTgD
0AGE 7RITE
CONTgD
!#+
!#+
!#+
!#+
$EV 3ELECT
"YTE ADDRESS
$ATA IN
$ATA IN
$ATA IN
27
!#+
!#+
$ATA IN .
!)C
16/40
DocID025755 Rev 5
Share Link: 
