M25P64-VMF6PB View Datasheet(PDF) - Numonyx -> Micron

Part Name

Description

MFG CO.

M25P64-VMF6PB

64 Mbit, low voltage, Serial Flash memory with 75 MHz SPI bus interface

Numonyx -> Micron 

Prev 21 22 23 24 25 26 27 28 29 30 Next

M25P64

Instructions

6.1

Write Enable (WREN)

The Write Enable (WREN) instruction (Figure 8) sets the Write Enable Latch (WEL) bit.

The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector

Erase (SE), Bulk Erase (BE) and Write Status Register (WRSR) instruction.

The Write Enable (WREN) instruction is entered by driving Chip Select (S) Low, sending the

instruction code, and then driving Chip Select (S) High.

Figure 8. Write Enable (WREN) instruction sequence

S

01234567

C

Instruction

D

High Impedance

Q

AI02281E

23/50

Share Link: