M40Z300MQ1F View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

M40Z300MQ1F

5 V or 3 V NVRAM supervisor for up to 8 LPSRAMs

STMicroelectronics 

1 2 3 4 5 6 7 8 9 10 Next

Description

Figure 1. Logic diagram

VCC B +(1)

M40Z300, M40Z300W

THS

E

B

A

M40Z300

M40Z300W

VOUT

BL

E1CON

E2CON

E3CON

E4CON

RST

VSS B –(1)

1. For 16-pin SOIC package only.

Table 1. Signal names

THS

Threshold select input

E

Chip enable input

E1CON - E4CON

A, B

Conditioned chip enable output

Decoder inputs

RST

Reset output (open drain)

BL

Battery low output (open drain)

VOUT

VCC

VSS

B+

B–

Supply voltage output

Supply voltage

Ground

Positive battery pin

Negative battery pin(1)

NC

Not connected internally

1. For M40Z300W, B– must be connected to the negative battery terminal only (not to pin 8, VSS).

AI02242

6/25

Doc ID 5679 Rev 5

Share Link: