M41ST87Y, M41ST87W
Table 17. DC Characteristics
Sym
Parameter
Test Condition(1)
M41ST87Y
Min Typ Max
M41ST87W
Unit
Min Typ Max
IBAT(2)
Battery Current
OSC ON
Battery Current
OSC OFF
TA = 25°C, VCC = 0V,
VBAT = 3V
500 700
50
500 700 nA
50
nA
ICC1 Supply Current
f = 400kHz
1.4
0.75 mA
ICC2
Supply Current
(Standby)
SCL, SDA = VCC –
0.3V
1
0.50 mA
Input Leakage
ILI(3)
Current
Input Leakage
Current (PFI)
0V ≤ VIN ≤ VCC
–25
2
±1
±1
µA
25
–25
2
25
nA
ILO(4)
Output Leakage
Current
0V ≤ VIN ≤ VCC
±1
IOUT1(5)
VOUT Current
(Active)
VOUT1 > VCC – 0.3V
175
±1
µA
100 mA
IOUT2
VOUT Current
(Battery Back-up)
VIH Input High Voltage
VIL Input Low Voltage
VBAT Battery Voltage
VOUT2 > VBAT – 0.3V
100
100 µA
0.7VCC
VCC +
0.3
0.7VCC
VCC +
0.3
V
–0.3
0.3VCC –0.3
0.3VCC V
2.5
3.0 3.5(6)
2.5
3.0 3.5(6) V
VOH(7) Output High Voltage
IOH = –1.0mA
2.4
Pull-up Supply
Voltage (Open
Drain)
IRQ/OUT, RST, F32k
2.4
5.5
V
3.6
V
VOHB(8)
VOL
VOH (Battery Back-
up)
Output Low Voltage
Output Low Voltage
(Open Drain)(10)
VPFD Power Fail Deselect
IOUT2 = –1.0µA(9)
IOL = 3.0mA
IOL = 10mA
THS Bit = 0
THS Bit = 1
2.9
2.9
V
0.4
0.4
V
0.4
0.4
V
4.20 4.35 4.50 2.55 2.62 2.70 V
4.50 4.60 4.75 2.80 2.88 3.00 V
VPFI1 PFI Input Threshold
PFI Hysteresis
VCC = 5V(Y)
VCC = 3V(W)
PFI Rising
1.225 1.250
20
1.275
70
1.225 1.250 1.275 V
20
70 mV
VPFI2
VSO
PFI Input Threshold
PFI Hysteresis
Battery Back-up
Switchover
VCC = 5V(Y)
VCC = 3V(W)
PFI Rising
1.225 1.250
20
2.5
1.275
70
1.225 1.250 1.275 V
20
70 mV
2.5
V
RSW
Switch Resistance
on Tamper Pin
500
500 Ω
Note: 1. Valid for Ambient Operating Temperature: TA = –40 to 85°C; VCC = 4.5 to 5.5V or 2.7 to 3.6V (except where noted).
2. Measured with VOUT and ECON open. Not including Tamper Detection Current (see Table 4., page 18).
3. RSTIN1 and RSTIN2 internally pulled-up to VCC through 100KΩ resistor. WDI internally pulled-down to VSS through 100KΩ resistor.
4. Outputs Deselected.
5. External SRAM must match RTC SUPERVISOR chip VCC specification.
6. For rechargeable back-up, VBAT (max) may be considered VCC.
7. For PFO1 and PFO2 (if PFOD = '0'), SQW/FT (if SQWOD = '0'), and TPCLR pins (CMOS).
8. Conditioned output (ECON) can only sustain CMOS leakage current in the battery back-up mode. Higher leakage currents will re-
duce battery life.
9. TPCLR output can source –300µA (typ) for VBAT = 2.9V.
10. For IRQ/OUT, SQW/FT (if SQWOD = '1'), PFO1 and PFO2 (if PFOD = '1'), RST, SDA, and F32k pins (Open Drain).
37/42