M95320-R View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

M95320-R

32-Kbit serial SPI bus EEPROM with high-speed clock

STMicroelectronics 

Prev 11 12 13 14 15 16 17 18 19 20 Next

Connecting to the SPI bus

M95320-W M95320-R M95320-DR

4.1

SPI modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of

the following two modes:

● CPOL=0, CPHA=0

● CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising edge of Serial Clock (C), and

output data is available from the falling edge of Serial Clock (C).

The difference between the two modes, as shown in Figure 5, is the clock polarity when the

bus master is in Stand-by mode and not transferring data:

● C remains at 0 for (CPOL=0, CPHA=0)

● C remains at 1 for (CPOL=1, CPHA=1)

Figure 5. SPI modes supported

CPOL CPHA

0

0C

1

1C

D

MSB

Q

MSB

AI01438B

12/48

Doc ID 5711 Rev 14

Share Link: