MC9S12A32 View Datasheet(PDF) - Freescale Semiconductor

Part Name

Description

MFG CO.

MC9S12A32

MC9S12DJ64 Device User Guide V01.20

Freescale Semiconductor 

Prev 61 62 63 64 65 66 67 68 69 70 Next

MC9S12DJ64 Device User Guide — V01.20

Section 3 System Clock Description

3.1 Overview

The Clock and Reset Generator provides the internal clock signals for the HCS12 Core and all peripheral

modules. Figure 3-1 shows the clock connections from the CRG to all modules.

Consult the CRG Block User Guide and OSC Block User Guide for details on clock generation.

Core Clock

HCS12 CORE

BDM CPU

MEBI MMC

INT BKP

EXTAL

OSC CRG Bus Clock

XTAL

Oscillator Clock

Flash

RAM

EEPROM

ECT

ATD0, 1

PWM

SCI0, SCI1

SPI0

CAN0

IIC

BDLC

PIM

Figure 3-1 Clock Connections

67

Share Link: