MC9S12DG256B View Datasheet(PDF) - Freescale Semiconductor

Part Name

Description

MFG CO.

MC9S12DG256B

device made up of standard HCS12 blocks and the HCS12 processor core

Freescale Semiconductor 

Prev 111 112 113 114 115 116 117 118 119 120 Next

MC9S12DP256B Device User GFuirdeee—scV0a2.l1e5 Semiconductor, Inc.

Table A-20 Expanded Bus Timing Characteristics

Conditions are shown in Table A-4 unless otherwise noted, CLOAD = 50pF

Num C

Rating

Symbol Min

Typ

Max

32 D NOACC hold time

tNOH

2

33 D IPIPO[1:0] delay time

tP0D

2

7

34 D IPIPO[1:0] valid time to E rise (PWEL–tP0D)

tP0V

11

35 D IPIPO[1:0] delay time1 (PWEH-tP1V)

tP1D

2

25

36 D IPIPO[1:0] valid time to E fall

tP1V

11

NOTES:

1. Affected by clock stretch: add N x tcyc where N=0,1,2 or 3, depending on the number of clock stretches.

Unit

ns

ns

ns

ns

ns

122

For More Information On This Product,

Go to: www.freescale.com

Share Link: