ML7033GA View Datasheet(PDF) - LAPIS Semiconductor Co., Ltd.

Part Name

Description

MFG CO.

ML7033GA

Dual-Channel Line Card CODEC

LAPIS Semiconductor Co., Ltd. 

Prev 11 12 13 14 15 16 17 18 19 20 Next

FEDL7033-04

ML7033

PCM Interface Bit Configuration

8-bit PCM Mode with LIN (CR0-B3) bit =”0” & Long Frame Sync Mode with SHORT (CR0-B4) bit = “0”

1

9

17

25

1

BCLK

RSYNC

PCMIN

PCMOUT

PCMOSY

CH1 PCM DATA

CH2 PCM DATA

14-bit Linear PCM Mode with LIN (CR0-B3) bit = ”1” & Long Frame Sync Mode with SHORT (CR0-B4) bit = “0”

1

9

17

25

1

BCLK

RSYNC

PCMIN

PCMOUT

PCMOSY

CH1 Linear DATA

CH2 Linear DATA

8-bit PCM Mode with LIN (CR0-B3) bit = “0” & Short Frame Sync Mode with SHORT (CR0-B4) bit = “1”

1

9

17

25

1

BCLK

RSYNC

PCMIN

PCMOUT

PCMOSY

CH1 PCM DATA

CH2 PCM DATA

14-bit Linear PCM Mode with LIN (CR0-B3) bit = “1” & Short Frame Sync Mode with SHORT (CR0-B4) bit = “1”

1

9

17

25

1

BCLK

RSYNC

PCMIN

PCMOUT

PCMOSY

CH1 Linear DATA

CH2 Linear DATA

Figure 3 PCM Interface Bit Configuration

14/52

Share Link: