¡ Semiconductor
MSM7584C
Timing Diagram for Demodulator Control in Modem (Example)
1st slot
2nd slot
3rd slot
4th slot
Demodulator unit
Modulator input data
G
R1
G
R2
G
R3
G
R4
G
PDN2
SLS
"0"
AFC/RCW
RXD
RXC
(1) Control ch/
synchronous burst
(SS + PR =64 bits)
240 bits
625ms
RXD
64 bits
G G G G G G G G R R R R SS SS PR PR
AFC/RCW
RPR
56 bits
PR UW
(2) When synchronization is not yet established
AFC/RCW
RPR
In the case of a personal station, drive RPR
high in the initial state and wait for a control
signal to come from the central station.
Then, after a UW is detected, drive RPR low.
CR CR G G G G G G G G
(3) Communication ch
(SS + PR = 8 bits)
8 bits
RXD G G G G G G G G R R R R SS SS PR PR
PR UW
AFC/RCW
RPR
"0"
When the strength of the received wave is large
Less than 30 bits
CR CR G G G G G G G G
When the strength of the received wave is small
G : Guard bit
R : Ramp bit
SS : Start symbol bit
RR : Preamble bit
UM : Unique word bit
CR : CRC bit
Figure 15 Modem Unit Demodulator Timing Diagram Example
34/57