¡ Semiconductor
MSM82C55A-2RS/GS/VJS
(b) When group A is mode 1 input and group B is mode 1 output.
D7 D6 D5 D4 D3 D2 D1 D0
1 0 1 1 1/0 1 0 ¥
Selection of I/O of PC6 and PC7
when not defined as a control pin.
1 = Input
0 = Output
PA7 - PA0 8
RD
PC4
STBA
PC5
IBFA
PC3
PC6, PC7 2
PB7 - PB0 8
PC1
INTRA
I/O
OBFB
Group A: Mode 1 Input
Group B: Mode 1 Output
WR
PC2
ACKB
PC0
INTRB
3. Mode 2 (Strobe bidirectional bus I/O operation)
In mode 2, it is possible to transfer data in 2 directions through a single 8-bit port. This
operation is akin to a combination between input and output operations. Port C waits for
the control signal in this case, too. Mode 2 is available only for group A, however.
Next, a description is made on mode 2.
OBF (Output buffer full flag output)
This signal when turned to low level indicates that data has been written to the internal
output latch upon receipt of the WR signal from the CPU. At this time, port A is still in the
high impedance status and the data is not yet output to the outside. This signal turns to low
level at the rising edge of the WR and high level at the falling edge of the ACK.
ACK (Acknowledge input)
When a low level signal is input to this pin, the high impedance status of port A is cleared,
the buffer is enabled, and the data written to the internal output latch is output to port A.
When the input returns to high level, port A is made into the high impedance status.
STB (Strobe input)
When this signal turns to low level, the data output to the port from the pin is fetched into
the internal input latch. The data is output to the data bus upon receipt of the RD signal from
the CPU, but it remains in the high impedance status until then.
IBF (Input buffer full flag output)
This signal when turned to high level indicates that data from the pin has been fetched into
the input latch. This signal turns to high level at the falling edge of the STB and low level
at the rising edge of the RD.
16/26