Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MT28F008B5VG-8T View Datasheet(PDF) - Micron Technology

Part Name
Description
MFG CO.
MT28F008B5VG-8T
Micron
Micron Technology Micron
'MT28F008B5VG-8T' PDF : 30 Pages View PDF
8Mb
SMART 5 BOOT BLOCK FLASH MEMORY
SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND
RECOMMENDED AC OPERATING CONDITIONS: WE#- (CE#-)CONTROLLED WRITES
Commercial Temperature (0ºC TA +70ºC) and Extended Temperature (-40ºC TA +85ºC); VCC = +5V ±10%
AC CHARACTERISTICS
PARAMETER
WRITE cycle time
WE# (CE#) HIGH pulse width
WE# (CE#) pulse width
Address setup time to WE# (CE#) HIGH
Address hold time from WE# (CE#) HIGH
Data setup time to WE# (CE#) HIGH
Data hold time from WE# (CE#) HIGH
CE# (WE#) setup time to WE# (CE#) LOW
CE# (WE#) hold time from WE# (CE#) HIGH
VPP setup time to WE# (CE#) HIGH
RP# HIGH to WE# (CE#) LOW delay
RP# at VHH or WP# HIGH setup time to WE# (CE#) HIGH
WRITE duration (WORD or BYTE WRITE)
Boot BLOCK ERASE duration
Parameter BLOCK ERASE duration
Main BLOCK ERASE duration
WE# (CE#) HIGH to busy status (SR7 = 0)
VPP hold time from status data valid
RP# at VHH or WP# HIGH hold time from status data valid
Boot block relock delay time
SYMBOL
tWC
tWPH (tCPH)
tWP (tCP)
tAS
tAH
tDS
tDH
tCS (tWS)
tCH (tWH)
tVPS1
tRS
tRHS
tWED1
tWED2
tWED3
tWED4
tWB
tVPH
tRHH
tREL
-8/-8 ET
MIN
80
MAX
30
50
50
0
50
0
0
0
200
1,000
100
4.5
100
100
500
200
0
0
100
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
ms
ms
ms
ns
ns
ns
ns
NOTES
1
2
4
4
4
4
3
4
2
5
WORD/BYTE WRITE AND ERASE DURATION CHARACTERISTICS
PARAMETER
Boot/parameter BLOCK ERASE time
Main BLOCK ERASE time
Main BLOCK WRITE time (byte mode)
Main BLOCK WRITE time (word mode)
TYP
MAX
UNITS
0.5
7
s
1.5
14
s
1
s
1
s
Notes: 1. Measured with VPP = VPPH = 5V.
2. RP# should be held at VHH OR WP# held HIGH until boot block WRITE or ERASE is complete.
3. Polling status register before tWB is met may falsely indicate WRITE or ERASE completion.
4. WRITE/ERASE times are measured to valid status register data (SR7 = 1).
5. tREL is required to relock boot block after WRITE or ERASE to boot block.
6. Typical values measured at TA = +25ºC.
7. Assumes no system overhead.
8. Typical WRITE times use checkerboard data pattern.
NOTES
6
6
6, 7, 8
6, 7, 8
8Mb Smart 5 Boot Block Flash Memory
MT28F800B5_3.fm - Rev. 3, Pub. 8/2002
24Micron Technology, Inc. Reserves the right to change products or specifications without notice.
©2002, Micron Technology Inc.
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]