MT48LC4M32B2P-7 View Datasheet(PDF) - Micron Technology

Part Name

Description

MFG CO.

MT48LC4M32B2P-7

1 Meg x 32 x 4 Banks SDR SDRAM

Micron Technology 

Prev 51 52 53 54 55 56 57 58 59 60 Next

128Mb: x32 SDRAM

READ Operation

Figure 24: READ – DQM Operation

T0

CLK

tCKS tCKH

CKE

tCMS tCMH

Command

ACTIVE

DQM

tAS tAH

Address

Row

tAS tAH

A10

BA0, BA1

Row

tAS tAH

Bank

T1

tCK

NOP

T2

tCL

tCH

READ

tCMS tCMH

Column m

Enable auto precharge

Disable auto precharge

Bank

T3

NOP

T4

NOP

DQ

tRCD

CL = 2

tAC

tLZ

tOH

DOUT

tHZ

T5

T6

NOP

NOP

tAC

tLZ

tAC

tOH

DOUT

Note: 1. For this example, BL = 4 and CL = 2.

T7

NOP

tOH

DOUT

tHZ

T8

NOP

Don’t Care

Undefined

PDF: 09005aef80872800

128mb_x32_sdram.pdf - Rev. U 04/13 EN

51

Micron Technology, Inc. reserves the right to change products or specifications without notice.

© 2001 Micron Technology, Inc. All rights reserved.

Share Link: