MX29LV040C
AUTOMATIC CHIP ERASE TIMING WAVEFORM
All data in chip are erased. External erase verification is
not required because data is verified automatically by
internal control circuit. Erasure completion can be veri-
fied by Data# Polling and toggle bit checking after auto-
matic erase starts. Device outputs 0 during erasure
and 1 after erasure on Q7.(Q6 is for toggle bit; see toggle
bit, Data# Polling, timing waveform)
Figure 8. AUTOMATIC CHIP ERASE TIMING WAVEFORM
Address
CE#
OE#
WE#
Data
VCC
Erase Command Sequence(last two cycle)
tWC
tAS
2AAh
555h
tAH
tCH
tGHWL
tWP
tCS
tWPH
tDS tDH
55h
10h
tVCS
Read Status Data
VA
VA
tWHWH2
In
Progress
Complete
NOTES:
SA=sector address(for Sector Erase), VA=Valid Address for reading status data(see "Write Operation Status").
P/N:PM1149
REV. 1.1, AUG. 30, 2005
28