N25Q128A23ESFH0F View Datasheet(PDF) - Numonyx -> Micron

Part Name

Description

MFG CO.

N25Q128A23ESFH0F

128-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase on boot sectors, XiP enabled, serial flash memory with 108 MHz SPI bus interface

Numonyx -> Micron 

Prev 11 12 13 14 15 16 17 18 19 20 Next

SPI Modes

N25Q128 - 3 V

(Cp = parasitic capacitance of the bus line) is shorter than the time during which the bus

master leaves the SPI bus in high impedance.

Example: Cp = 50 pF, that is R*Cp = 5 µs <=> the application must ensure that the bus

master never leaves the SPI bus in the high impedance state for a time period shorter than

5 µs. The Write Protect (W) and Hold (HOLD) signals should be driven, High or Low as

appropriate.

Figure 6. Extended SPI protocol example

CPOL CPHA

0

0

C

1

1

C

DQ0

MSB

DQ1

MSB

AI13730

20/180

Share Link: