NXP Semiconductors
PCF85133
Universal LCD driver for low multiplex rates
%3
6<1&
%3
ELDV
%3
ELDV
6<1&
7IU
IIU
DVWDWLFGULYHPRGH
EPXOWLSOH[GULYHPRGH
%3
ELDV
6<1&
FPXOWLSOH[GULYHPRGH
%3
ELDV
6<1&
GPXOWLSOH[GULYHPRGH
PJO
Fig 24. Synchronization of the cascade for the various PCF85133 drive modes
The contact resistance between the SYNC bumps of cascaded devices must be
controlled. If the resistance is too high then the device will not be able to synchronize
properly. This is particularly applicable to COG applications.
PCF85133
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 4 July 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
37 of 53