PDM34089S12QITY View Datasheet(PDF) - Paradigm Technology

Part Name

Description

MFG CO.

PDM34089S12QITY

3.3V 64K x 32 Fast CMOS Synchronous Static RAM with Burst Counter

Paradigm Technology

'PDM34089S12QITY' PDF : 15 Pages View PDF

1 2 3 4 5 6 7 8 9 10 Next

PRELIMINARY
PDM34089
ADSP Read Timing Diagram
CLK
ADSP
tS tH
tW
tW
tCYC
ADSC
E
Address
A0-A14
BWE, GW
BW1-BW4
ADV
Valid
tS tH
Read Data
DQ1-DQ32
DQP1-DQP4
tCD
tOLZ
Valid
A1, A0
tdc1, tdc2
Valid
A1, A0
tOE
OE
NOTE:
1. E is low when CE = low, CE2 = high and CE2 = low. E is high otherwise.
Valid
A1, A0
Valid
A1, A0
tOHZ
10
Rev 1.1 - 5/01/98

Share Link: