PI6C1201S View Datasheet(PDF) - Pericom Semiconductor
Part Name
Description
MFG CO.
'PI6C1201S' PDF : 7 Pages View PDF
PI6C1201
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
Precision Clock Generator
Features
for Laser Printers
Supports laser printer pixel rates up to 40 MHz.
70 MHz for C speed version.
Jitter less than 300ps.
Easily programmable frequency selections via parallel
interface. Post divider (R) designed to load only during
the Beam Detect interval.
Source clock input can be from crystal or oscillator.
Source clock rates from 8 MHz up to 22 MHz (from crystal or
oscillator).
Active LOW asynchronous reset input for synchronization
with engine via Beam Detect input.
Supports dynamic frequency changes on a line-per-line basis.
Mixed line resolution supports half-toning and gray scale
operations.
Minimizes controller memory utilization (low-resolution text
mixed with high-resolution images).
On-chip VCO loop filter (no external components).
On-chip crystal oscillator (modified Pierce).
Single 5V power supply.
Low power consumption.
20-pin wide body (300-mil) SOIC package (S)
Synchronized Beam Detect Output to support external state
machines.
Glitch-less clock output after Beam Detect.
Description
The PI6C1201 is an advanced CMOS clock generator designed
specifically to support pixel clock generation in low-cost laser
printers. Capable of generating highly stable clock frequencies up
to 70 MHz, this device supports printer engines with dot resolutions
of 1,200 dpi and above. Page speeds may range from 4 pages per
minute to better than 60 pages per minute.
Mixed-line resolution supports half-toning and gray scale opera-
tions (low-resolution text mixed with high-resolution images) and
minimizes controller memory utilization
Pinout Diagram
X1/ICLK
X2
SEL0
GND
SEL1
SEL2
VCC
AGND
OE
AVCC
1
20
2
19
3
18
4 20-Pin 17
5 S 16
6
15
7
14
8
13
9
12
10
11
BDOWID
GND
PCLK
GND
BD#
BDOUT
BDOPOL
R0
R1
R2
Functional Block Diagram
X1
CLK
X2
IN
Prescale
.. 2
Phase &
Freq Det
Charge
Pump
Loop
Filter
VCO
Multiplier
.. N
Logic
iDAC
182
012
SEL
BD#
OE
Control &
Resolution
Select
(R)
BDOUT
PCLK
R0 R1 R2
PS7044G 06/02/97
Share Link: 
