PI6C2510-133
Low-Noise, Phase-Locked Loop
11223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677C889900lo1122c11k223344D5566r7788iv9900e11r223344w5566i77t88h99001112203344C5566l77o8899c00k112211O2233u4455t66p7788u99t00s1122
AC Specifications
Timing requirements over recommended ranges of supply voltage and operating free-air temperature.
Symbol
Parameter
Min.
Max.
Units
FCLK
Input clock frequency
25
150
MHz
Input clock duty cycle
40
60
%
Stabilization Time after power up
1
ms
Switching characteristics over recommended ranges of supply voltage and operating free-air temperature, CL=30pF
Parameter
From
VCC= 3.3V ±0.3V, 0-70°C
To
Units
Min. Typ.
Max.
tphase error, with and without
spread spectrum
CLK_IN↑ at 133 MHz
FB_IN↑
–150
+150
Jitter, cycle-to-cycle,
with and without spread
spectrum
Any Output or FB_OUT
in CLKn at 133 MHz
Output or
FB_OUT in –75
CLKn+ 1
+75
ps
Skew, at 133 MHz
Any Y or FB_OUT
150
Duty cycle
tr, rise-time, 0.4V to 2.0V
tf, fall-time, 2.0V to 0.4V
Any Y or
FB_OUT
45
50
55
%
1.0
ns
1.1
Note: These switching parameters are guaranteed, but not production tested.
4
PS8383B 09/14/04