PIC16LC62X-04/JW View Datasheet(PDF) - Microchip Technology
Part Name
Description
MFG CO.
'PIC16LC62X-04/JW' PDF : 112 Pages View PDF
PIC16C62X(A)
NOP
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example
No Operation
[ label ] NOP
None
No operation
None
00 0000
No operation.
1
1
NOP
0xx0
0000
OPTION
Load Option Register
Syntax:
[ label ] OPTION
Operands:
None
Operation:
(W) → OPTION
Status Affected: None
Encoding:
00 0000 0110 0010
Description:
The contents of the W register are
loaded in the OPTION register. This
instruction is supported for code
compatibility with PIC16C5X products.
Since OPTION is a readable/writable
register, the user can directly
address it.
Words:
1
Cycles:
1
Example
To maintain upward compatibility
with future PICmicro™ products,
do not use this instruction.
RETFIE
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example
Return from Interrupt
[ label ] RETFIE
None
TOS → PC,
1 → GIE
None
00 0000 0000 1001
Return from Interrupt. Stack is POPed
and Top of Stack (TOS) is loaded in
the PC. Interrupts are enabled by
setting Global Interrupt Enable bit,
GIE (INTCON<7>). This is a two-cycle
instruction.
1
2
RETFIE
After Interrupt
PC = TOS
GIE = 1
RETLW
Return with Literal in W
Syntax:
[ label ] RETLW k
Operands:
0 ≤ k ≤ 255
Operation:
k → (W);
TOS → PC
Status Affected: None
Encoding:
11 01xx kkkk kkkk
Description:
The W register is loaded with the eight
bit literal 'k'. The program counter is
loaded from the top of the stack (the
return address). This is a two-cycle
instruction.
Words:
1
Cycles:
2
Example
CALL TABLE
•
value
•
TABLE •
ADDWF PC
RETLW k1
RETLW k2
•
•
•
RETLW kn
;W contains table
;offset value
;W now has table
;W = offset
;Begin table
;
; End of table
Before Instruction
W = 0x07
After Instruction
W = value of k8
© 1997 Microchip Technology Inc.
Preliminary
DS30235F-page 69
Share Link: 
