PIC16LC72A-20E/P View Datasheet(PDF) - Microchip Technology
Part Name
Description
MFG CO.
'PIC16LC72A-20E/P' PDF : 120 Pages View PDF
PIC16C62B/72A
FIGURE 13-11: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)
SS
SCK
(CKP = 0)
SCK
(CKP = 1)
70
71
72
78
79
SDO
80
MSb
79
78
BIT6 - - - - - -1
LSb
SDI
Note:
75, 76
MSb IN
74
73
Refer to Figure 13-4 for load conditions.
BIT6 - - - -1
LSb IN
TABLE 13-7: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)
Param. Symbol
No.
Characteristic
70
TssL2scH, SS↓ to SCK↓ or SCK↑ input
TssL2scL
Min
Typ† Max Units Conditions
TCY
— — ns
71
TscH
71A
SCK input high time
(slave mode)
Continuous
Single Byte
1.25TCY + 30 — — ns
40
— — ns Note 1
72
TscL
72A
SCK input low time
(slave mode)
Continuous
Single Byte
1.25TCY + 30 — — ns
40
— — ns Note 1
73
TdiV2scH, Setup time of SDI data input to SCK edge
100
TdiV2scL
— — ns
73A
TB2B
Last clock edge of Byte1 to the 1st clock
edge of Byte2
1.5TCY + 40 — —
ns Note 1
74
TscH2diL, Hold time of SDI data input to SCK edge
TscL2diL
100
— — ns
75
TdoR
SDO data output rise time PIC16CXX
—
10 25 ns
PIC16LCXX
—
20 45 ns
76
TdoF
SDO data output fall time
—
10 25 ns
78
TscR
SCK output rise time
(master mode)
PIC16CXX
PIC16LCXX
—
10 25 ns
—
20 45 ns
79
TscF
SCK output fall time (master mode)
—
10 25 ns
80
TscH2doV, SDO data output valid PIC16CXX
TscL2doV after SCK edge
PIC16LCXX
—
— 50 ns
—
— 100 ns
† Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
and are not tested.
Note 1: Specification 73A is only required if specifications 71A and 72A are used.
© 1998 Microchip Technology Inc.
Preliminary
DS35008B-page 95
Share Link: 
