PSD93F44V-20UT View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
'PSD93F44V-20UT' PDF : 110 Pages View PDF
PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
Pin Name Pin Type
Description
PC2 pin of Port C. This port pin can be configured to have the following functions:
MCU I/O – write to or read from a standard output or input port.
CPLD macrocell (McellBC2) output.
PC2
18 I/O Input to the PLDs.
VSTBY – SRAM stand-by voltage input for SRAM battery backup.
This pin can be configured as a CMOS or Open Drain output.
PC3 pin of Port C. This port pin can be configured to have the following functions:
MCU I/O – write to or read from a standard output or input port.
CPLD macrocell (McellBC3) output.
Input to the PLDs.
PC3
17 I/O
TSTAT output2 for the JTAG Serial Interface.
Ready/Busy output for parallel In-System Programming (ISP).
This pin can be configured as a CMOS or Open Drain output.
PC4 pin of Port C. This port pin can be configured to have the following functions:
MCU I/O – write to or read from a standard output or input port.
CPLD macrocell (McellBC4) output.
Input to the PLDs.
PC4
14 I/O
TERR output2 for the JTAG Serial Interface.
Battery-on Indicator (VBATON). Goes High when power is being drawn from the external
battery.
This pin can be configured as a CMOS or Open Drain output.
PC5 pin of Port C. This port pin can be configured to have the following functions:
MCU I/O – write to or read from a standard output or input port.
CPLD macrocell (McellBC5) output.
PC5
13 I/O Input to the PLDs.
TDI input2 for the JTAG Serial Interface.
This pin can be configured as a CMOS or Open Drain output.
PC6 pin of Port C. This port pin can be configured to have the following functions:
MCU I/O – write to or read from a standard output or input port.
CPLD macrocell (McellBC6) output.
PC6
12 I/O Input to the PLDs.
TDO output2 for the JTAG Serial Interface.
This pin can be configured as a CMOS or Open Drain output.
12/110
Share Link: 
