QL3006-3PL68I View Datasheet(PDF) - QuickLogic Corporation

Part Name

Description

MFG CO.

QL3006-3PL68I

Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density

QuickLogic Corporation 

1 2 3 4 5 6 7 8 9 10 Next

pASIC 3 FPGA Family Data Sheet Rev. D

Power-Up Sequencing

Figure 5: Power-Up Requirements

VCCIO

VCC

(VCCIO -VCC)MAX

VCC

400 us

Time

When powering up a device, the VCC/VCCIO rails must take 400 µs or longer to reach the maximum value

(refer to Figure 5).

NOTE: Ramping VCC/VCCIO to the maximum voltage faster than 400 µs can cause the device to behave

improperly.

For users with a limited power budget, keep (VCCIO -VCC)MAX ≤ 500 mV when ramping up the power supply.

8

•

•••

••

www.quicklogic.com

© 2005 QuickLogic Corporation

Share Link: