QL4016-4PF100I View Datasheet(PDF) - QuickLogic Corporation

Part Name

Description

MFG CO.

QL4016-4PF100I

16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM

QuickLogic Corporation 

1 2 3 4 5 6 7 8 9 10 Next

Product Summary

QL4016 QuickRAM Data Sheet Rev I

Total of 118 I/O Pins

• 110 bi-directional input/output pins, PCI-compliant for 5.0 V and 3.3 V buses for

-1/-2/-3/-4 speed grades

• 8 high-drive input/distributed network pins

Eight Low-Skew Distributed Networks

• Two array clock/control networks available to the logic cell flip-flop clock, set and reset

inputs—each driven by an input-only pin

• Six global clock/control networks available to the logic cell F1, clock, set and reset inputs

and the input and I/O register clock, reset and enable inputs as well as the output enable

contro—each driven by an input-only or I/O pin, or any logic cell output or I/O cell

feedback

High Performance Silicon

• Input + logic cell + output total delays = under 6 ns

• Data path speeds over 400 MHz

• Counter speeds over 300 MHz

• FIFO speeds over 160+ MHz

© 2002 QuickLogic Corporation

•

www.quicklogic.com •• 3

•

•

•

Share Link: