QL6250-E-6PS484I View Datasheet(PDF) - QuickLogic Corporation
Part Name
Description
MFG CO.
'QL6250-E-6PS484I' PDF : 37 Pages View PDF
4/( (FOLSVH( 'DWD 6KHHW 5HY $
Most QuickLogic products contain four PLLs, one to be used in each quadrant. The PLL
presented in )LJXUH controls the clock tree in the fourth quadrant of its FPGA. As previously
mentioned, QuickLogic PLLs compensate for the additional delay created by the clock tree itself
by subtracting the clock tree delay through the feedback path.
For more specific information on the Phase Locked Loops, please refer to QuickLogic
Application Note 58.
3// 0RGHV RI 2SHUDWLRQ
QuickLogic PLLs have eight modes of operation, based on the input frequency and desired output
frequency—7DEOH indicates the features of each mode.
3// 0RGHO
PLL_HFb
PLL_LF
PLL_MULT2HF
PLL_MULT2LF
PLL_DIV2HF
PLL_DIV2LF
PLL_MULT4
PLL_DIV4
7DEOH 3// 0RGH )UHTXHQFLHV
2XWSXW )UHTXHQF\
,QSXW )UHTXHQF\ 5DQJHD
Same as input frequency
66 MHz–150 MHz
Same as input frequency
25 MHz–133 MHz
2 × input frequency
2 × input frequency
1/2 × input frequency
1/2 × input frequency
4 × input frequency
1/4 × input frequency
50 MHz–125 MHz
16 MHz–50 MHz
100 MHz–250 MHz
50 MHz–100 MHz
16 MHz–40 MHz
100 MHz–300 MHz
2XWSXW )UHTXHQF\ 5DQJH
66 MHz–150 MHz
25 MHz–133 MHz
100 MHz–250 MHz
32 MHz–100 MHz
50 MHz–125 MHz
25 MHz–50 MHz
64 MHz–160 MHz
25 MHz–75 MHz
D 7KH LQSXW IUHTXHQF\ FDQ UDQJH IURP 0+] WR 0+] ZKLOH RXWSXW IUHTXHQF\ UDQJHV IURP 0+] WR
0+] :KHQ \RX DGG 3//V WR \RXU WRSOHYHO GHVLJQ EH VXUH WKDW WKH 3// PRGH PDWFKHV \RXU GHVLUHG
LQSXW DQG RXWSXW IUHTXHQFLHV
E +) VWDQGV IRU KLJK IUHTXHQF\ DQG /) VWDQGV IRU ORZ IUHTXHQF\
Preliminary 4XLFN/RJLF &RUSRUDWLRQ
ZZZTXLFNORJLFFRP
Share Link: 
