QL6325-E-7PQN208C View Datasheet(PDF) - QuickLogic Corporation

Part Name

Description

MFG CO.

QL6325-E-7PQN208C

FPGA Combining Performance, Density, and Embedded RAM

QuickLogic Corporation 

Prev 11 12 13 14 15 16 17 18 19 20 Next

QL6325E Eclipse-E Data Sheet Rev. F

Figure 15: Required Power-Up Sequence When Using Power-Up Loading

VCCIO

VDED

VDED2

VPUMP

VCC

VCC PLL

VCC

< 2 ms

Time

To use the power-up loading function, designers must ensure that VCC begins to ramp within a maximum of

2 ms of VCCIO, VDED, VDED2, and VPUMP.

© 2005 QuickLogic Corporation

www.quicklogic.com

•

•••

••

17

Share Link: