QL8150-7PQ208M View Datasheet(PDF) - QuickLogic Corporation

Part Name

Description

MFG CO.

QL8150-7PQ208M

Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM

QuickLogic Corporation 

Prev 21 22 23 24 25 26 27 28 29 30 Next

(FOLSVH,, )DPLO\ 'DWD 6KHHW 5HY %

7DEOH  ,QSXW 5HJLVWHU &HOO

6\PERO

,QSXW

5HJLVWHU

&HOO 2QO\

3DUDPHWHU

9DOXH

0LQ 0D[

tIRST

Input register reset delay: time between when the flip-flop is “reset”(low) and when

the output is consequently “reset” (low)

- 0.99 ns

tIESU

Input register clock enable setup time: time “enable” must be stable before the

active clock edge

0.37 ns

-

tIEH

Input register clock enable hold time: time “enable” must be stable after the active

clock edge

0 ns

-

R

CLK

D

tISU

tIH L

Q

tIC O

tIR S T

E

tIE S U

tIE H

)LJXUH  (FOLSVH,, ,QSXW 5HJLVWHU &HOO 7LPLQJ



‡‡‡‡‡‡ ZZZTXLFNORJLFFRP

Preliminary ‹  4XLFN/RJLF &RUSRUDWLRQ

Share Link: