S9S08SG32E1VTJ View Datasheet(PDF) - Freescale Semiconductor
Part Name
Description
MFG CO.
'S9S08SG32E1VTJ' PDF : 328 Pages View PDF
Chapter 5 Resets, Interrupts, and General System Control
5.7.4 System Options Register 2 (SOPT2)
This high page register contains bits to configure MCU specific features on the MC9S08SG32 Series
devices.
7
6
5
R
0
COPCLKS1 COPW1
W
4
ACIC
Reset:
0
0
0
0
= Unimplemented or Reserved
3
2
T2CH1PS T2CH0PS
0
0
Figure 5-5. System Options Register 2 (SOPT2)
1 This bit can be written only one time after reset. Additional writes are ignored.
Table 5-6. SOPT2 Register Field Descriptions
1
T1CH1PS
0
0
T1CH0PS
0
Field
Description
7
COP Watchdog Clock Select — This write-once bit selects the clock source of the COP watchdog.
COPCLKS 0 Internal 1-kHz clock is source to COP.
1 Bus clock is source to COP.
6
COPW
COP Window — This write-once bit selects the COP operation mode. When set, the 0x55-0xAA write sequence
to the SRS register must occur in the last 25% of the selected period. Any write to the SRS register during the
first 75% of the selected period will reset the MCU.
0 Normal COP operation
1 Window COP operation (only if COPCLKS = 1)
4
ACIC
Analog Comparator to Input Capture Enable— This bit connects the output of ACMP to TPM1 input channel 0.
0 ACMP output not connected to TPM1 input channel 0.
1 ACMP output connected to TPM1 input channel 0.
3
TPM2CH1 Pin Select— This selects the location of the TPM2CH1 pin of the TPM2 module.
T2CH1PS 0 TPM2CH1 on PTB4.
1 TPM2CH1 on PTA7.
2
TPM2CH0 Pin Select— This bit selects the location of the TPM2CH0 pin of the TPM2 module.
T2CH0PS 0 TPM2CH0 on PTA1.
1 TPM2CH0 on PTA6.
1
TPM1CH1 Pin Select— This bit selects the location of the TPM1CH1 pin of the TPM1 module.
T1CH1PS 0 TPM1CH1 on PTB5.
1 TPM1CH1 on PTC1.
0
TPM1CH0 Pin Select— This bit selects the location of the TPM1CH0 pin of the TPM1 module.
T1CH0PS 0 TPM1CH0 on PTA0.
1 TPM1CH0 on PTC0.
MC9S08SG32 Data Sheet, Rev. 7
Freescale Semiconductor
69
Share Link: 
