SL74HC161D View Datasheet(PDF) - System Logic Semiconductor
Part Name
Description
MFG CO.
'SL74HC161D' PDF : 9 Pages View PDF
SL74HC161
TIMING REQUIREMENTS (CL=50pF,Input tr=tf=6.0 ns)
Symbol
Parameter
VCC
Guaranteed Limit
V 25 °C to ≤85°C ≤125°C Unit
-55°C
tSU
Minimum Setup Time, Preset Data Inputs to Clock 2.0
40
60
80
ns
(Figure 4)
4.5 15
20
30
6.0 12
18
20
tSU
Minimum Setup Time, Load to Clock
(Figure 4)
2.0 60
75
90
ns
4.5 15
20
30
6.0 12
18
20
tSU
Minimum Setup Time, Enable T or Enable P to
2.0 80
95
110
ns
Clock (Figure 5)
4.5 20
25
35
6.0 17
23
25
th
Minimum Hold Time, Clock to Load or Preset Data 2.0
3
3
3
ns
Inputs (Figure 4)
4.5
3
3
3
6.0
3
3
3
th
Minimum Hold Time, Clock to Enable T or Enable 2.0
3
3
3
ns
P (Figure 5)
4.5
3
3
3
6.0
3
3
3
trec
Minimum Recovery Time, Reset Inactive to Clock 2.0
80
95
110
ns
(Figure 2)
4.5 15
20
26
6.0 12
17
23
trec
Minimum Recovery Time, Load Inactive to Clock 2.0
80
95
110
ns
(Figure 4)
4.5 15
20
26
6.0 12
17
23
tw
Minimum Pulse Width, Clock (Figure 1)
2.0 60
75
90
ns
4.5 12
15
18
6.0 10
13
15
tw
Minimum Pulse Width, Reset (Figure 2)
2.0 60
75
90
ns
4.5 12
15
18
6.0 10
13
15
tr, tf Maximum Input Rise and Fall Times
(Figure 1)
2.0 1000 1000 1000 ns
4.5 500
500
500
6.0 400
400
400
SLS
System Logic
Semiconductor
Share Link: 
