ST40RA View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
'ST40RA' PDF : 94 Pages View PDF
4 Architecture
4 Architecture
ST40RA
4.1 Overview
The ST40RA combines an SH-4, 32-bit microprocessor with a wide range of interfaces to external
peripherals. This section briefly describes each of the features of the ST40RA.
4.2 ST40 system
4.2.1
SuperH ST40 SH-4 core
Figure 1 illustrates the system architecture of the ST40 SH-4 core. The following section briefly
describes the features and performance of the core.
CPU
UBC
FPU
Lower 32-bit data
Lower 32-bit data
ICache 8 Kbytes
ITLB
Cache and TLB
controller
UTLB
DCache 16 Kbytes
Figure 1: ST40 SH-4 core architecture
Central processing unit
The central processing unit is built around a 32-bit RISC, two-way superscalar architecture.
Operating at 166 MHz it runs with high code density using fixed length 16-bit instructions. It has a
load/store architecture, delayed branch instruction capability and an on-chip multiplier. It uses a
five-stage pipeline.
7/94
STMicroelectronics
ADCS 7260755H
Share Link: 
