
ST5090
TIMING DIAGRAM (continued)
Non Delayed Reverse Data Timing Mode (*)
tHMFR
tRM tFM
tWMM
MCLK
1
2
3
4
5
6
7
tSFMR tHMFR
tWML
FS
tDMDR
tDFD
DX
1
2
3
4
5
6
7
tSDM tHMDR
DR
1
2
3
4
5
6
7
16
17
tDMZR
16
16
D93TL076A
(*) In the case of companded code the timing is applied to 8 bits instead of 16 bits.
Serial Control Timing (MICROWIRE MODE)
18/29