ST62E30B View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

ST62E30B

8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, 16-BIT AUTO-RELOAD TIMER, EEPROM, SPI AND UART

STMicroelectronics 

1 2 3 4 5 6 7 8 9 10 Next

ST62T30B ST62E30B

1 GENERAL DESCRIPTION

1.1 INTRODUCTION

The ST62T30B and ST62E30B devices are low

cost members of the ST62xx 8-bit HCMOS family

of microcontrollers, which is targeted at low to me-

dium complexity applications. All ST62xx devices

are based on a building block approach: a com-

Figure 1. Block Diagram

mon core is surrounded by a number of on-chip

peripherals.

The ST62E30B is the erasable EPROM version of

the ST62T30B device, which may be used to em-

ulate the ST62T30B device, as well as the respec-

tive ST6230B ROM devices.

TEST/VPP

NMI

TEST

8-BIT

A/D CONVERTER

INTERRUPT

PROGRAM

Memory

7948 bytes

DATA ROM

USER

SELECTABLE

DATA RAM

192 Bytes

DATA EEPROM

128 Bytes

PORT A

PORT B

PORT C

PORT D

UART

PA0..PA1 / 20 mA Sink

PA2/OVF/ 20 mA Sink

PA3/PWM/20 mA Sink

PA4/Ain/CP1

PA5/Ain/CP2

PB4..PB6/Ain

PC4..PC7/Ain

PD1/Ain/Scl

PD2/Ain/Sin

PD3/Ain/Sout

PD4/Ain/RXD1

PD5/Ain/TXD1

PD6,PD7/Ain

PC

STACK LEVEL 1

STACK LEVEL 2

STACK LEVEL 3

STACK LEVEL 4

STACK LEVEL 5

STACK LEVEL 6

8 BIT CORE

POWER OSCILLATOR RESET

SUPPLY

VDD VSS OSCin OSCout RESET

(VPP on EPROM/OTP versions only)

AUTORELOAD

TIMER

TIMER

SPI (SERIAL

PERIPHERAL

INTERFACE)

DIGITAL

WATCHDOG

TIMER

VR01823F

5/84

Share Link: