Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ST72411R1 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
MFG CO.
'ST72411R1' PDF : 71 Pages View PDF
1 2 3 4 5 6 7 8 9 10 Next
ST72411R
1.4 FLASH PROGRAM MEMORY
1.4.1 Introduction
Flash devices have a single voltage non-volatile
FLASH memory that may be programmed in-situ
(or plugged in a programming tool) on a byte-by-
byte basis.
1.4.2 Main features
s Remote In-Situ Programming (ISP) mode
s Up to 16 bytes programmed in the same cycle
s MTP memory (Multiple Time Programmable)
s Read-out memory protection against piracy
1.4.3 Structural organisation
The FLASH program memory is organised in a
single 8-bit wide memory block which can be used
for storing both code and data constants.
The FLASH program memory is mapped in the up-
per part of the ST7 addressing space (F000h-
FFFFh) and includes the reset and interrupt user
vector area.
1.4.4 In-Situ Programming (ISP) modes
The FLASH program memory can be programmed
using two Remote ISP modes. These ISP modes
allow the contents of the ST7 program memory to
be updated using a standard ST7 programming
tool after the device is mounted on the application
board. This feature can be implemented with a
minimum number of added components and board
area impact.
Examples of Remote ISP hardware interfaces to
the standard ST7 programming tool are described
below. For more details on ISP programming, refer
to the ST7 Programming Specification.
Remote ISP Overview
The Remote ISP modes are initiated by a specific
sequence on the dedicated ISPSEL pin.
The Remote ISP is performed in three steps:
– Selection of the RAM execution mode
– Download of Remote ISP code in RAM
– Execution of Remote ISP code in RAM to pro-
gram the user program into the FLASH
Remote ISP hardware configuration
Remote ISP mode works using either the internal
oscillator (no external clock is necessary), or an
external square wave clock. The selection of the
oscillator (internal or external) depends on the
ISP_SEL pin during the rising edge of RESET pin
(see “MAIN CLOCK CONTROLLER SYSTEM
(MCC)” on page 21).
Two ISP modes exist:
s ISP1: ISP signals mapped on smartcard I/O pins
s ISP2: ISP signal mapped on general purpose
I/O pins
ISP1 Mode
In ISP1 mode, it is possible to re-program the mi-
crocontroller using a ISO7816 smartcard connec-
tor as shown in Figure 3.
This mode requires five signals (plus the SC_PWR
signal if necessary) to be connected to the pro-
gramming tool. These signals are:
– RESET: device reset
– VSS: device ground power supply
– ISPCLK1: ISP output serial clock pin
– ISPDATA1: ISP input serial data pin
– ISPSEL: Remote ISP mode selection. This pin
has an internal pulldown and must be left high
impedance if the internal oscillator is selected.
Otherwise an appropriate pull-up is needed
(see Electrical Characteristics).
Note: The RESET and ISPSEL pins are not part of
the ISO7816 interface. Consequently, two addi-
tional contacts on the smartcard connector are
necessary.
Table 3. ISP1 (Smartcard) interface
SMARTC ARD
FOR ISP
ST72411
ISP SEL
RESET
VSS
SC_PWR
ISPCLK1
ISPDATA 1
ISO7816
SMAR TCARD
CONNEC TOR
10/71
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]