ST7FLIT19BF1B3 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
ST7FLIT19BF1B3
STMicroelectronics
'ST7FLIT19BF1B3' PDF : 157 Pages View PDF
ST7LITE1xB
Figure 14. Clock Management Block Diagram
7
PLLDIV2
7
0
CR9 CR8 CR7 CR6 CR5 CR4 CR3 CR2
RCCR
0
PLLTST
7
lock32 CR1 CR0
0
SICSR
Tunable
1% RC Oscillator
fCPU
PLL
8MHz -> 32MHz
12-BIT
AT TIMER 2
CLKIN
OSC,PLLOFF,
CLKSEL[1:0]
Option bits
CLKIN
CLKIN
CLKIN
/OSC1
OSC2
OSC
1-16 MHZ
fOSC
/32 DIVIDER
/2
DIVIDER
PLL 1MHz -> 8MHz
PLL 1MHz -> 4MHz
CLKIN/2
OSC /2
DIVIDER
8-BIT
LITE TIMER 2 COUNTER
fOSC/32 1
fOSC 0
RC OSC
ck_pllx4x8
/2
plldiv2
CLKIN/2
OSC/2
fOSC
OSC,PLLOFF,
CLKSEL[1:0]
Option bits
fLTIMER
(1ms timebase @ 8 MHz fOSC)
fCPU
TO CPU AND
PERIPHERALS
MCO SMS MCCSR
fCPU
MCO
Note: The PLL cannot be used with the external resonator oscillator
26/159
1
Share Link: 